```
12/5/5 (Item 5 from file: 350)
DIALCQ(R)File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0013997790 - Drawing available WPI ACC NO: 2004-178974/200417
XRPX Acc No: N2004-142285
Integrated circuit of microprocessor, includes standard chip-level test
access port controller that stores core select bits, each indicating whether corresponding core is selected for built-in self test
(BIST) operation
Patent Assignee: PENDURKAR R Y (PEND-I); SUN M CROSYSTEMS INC (SUNM)
Inventor: PENDURKAR R Y
Patent Family (6 patents, 101 countries)
Pat ent
                                            Application
Number
                      Ki nd
                                Dat e
                                            Number
                                                                 Ki nd
                                                                          Dat e
                                                                                       Ubdat e
                                                                    A 20020703
US 20040006729
                       A1 20040108
                                            US 2002189870
                                                                                       200417
WO 2004005949
                        A1
                             20040115
                                            WO 2003US21101
                                                                        20030702
                                                                                       200417
AU 2003249712
                        A1
                             20040123
                                            AU 2003249712
                                                                                                  Ē
                                                                        20030702
                                                                                       200459
GB 2404446
                        Ä
                             20050202
                                            WD 2003US21101
                                                                        20030702
                                                                                                  Ē
                                                                                       200510
                                                                    A 20041119
                                            GB 200425535
TW 225199
                        B1 20041211
                                            TW 2003118226
                                                                        20030703
                                                                                       200535
                             20040401 TW 2003118226
TW 200405166
                        Α
                                                                    A 20030703
                                                                                       200568
Priority Applications (no., kind, date): US 2002189870 A 20020703
Patent Details
                     Kind Lan
                                      Pg Dwg Filing Notes
Number
                             FN
US 20040006729
                       A1
WO 2004005949
                        A1
                             EΝ
National Designated States, Original: AE AGAL AMAT AU AZ RA BB BG BR BY
BZ CA OHOX CO GA OU CZ DE DK MD ZE GE EES FI GB GG GE HG MAN HIU ID
IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MK M
NO NZ OW HP H, PT RO BU SC SD SE GG KS LT 1 TM TN TR TIT TZ LA US LZ VC
    VN YU ZA ZM ZW
Regional Designated States, Criginal: AT BE BG CH CY CZ DE DK EA EE ES FI
FR GB GH GM GR HUIE IT KE LS LUMC MW MZ NL OA PT RO SD SE SI SK SL SZ
    TR TZ UG ZM ZW
ALI 2003249712
                        A1
                             ΕN
                                                   Based on CPI patent
                                                                                  WO 2004005949
GB 2404446
                                                    PCT Application WD 2003US21101
                        Α
                             ΕN
                                                   Based on CPI pat ent WD 2004005949
TW 225199
                        B1
                             ZH
TW 200405166
                        Α
                              7H
   Alerting Abstract US A1
NOVELTY - The circuit comprises memory elements, core-level master BIST (built-in self test) controller (304) and standard core-level test access port (TAP) controller (302), integrally coupled to each
other. A standard chip-level test access port controller coupled to chip-level master BIST controller, has a core select register for storing
core select bits, each indicating whether a corresponding core is selected for a BIST operation.

DESCRIPTION - INDEPENDENT CLAIM are also included for the following:
   1. built-in self test (BIST) operation method; and
  2. multi-core chip.
  USE - Integrated circuit for use in microprocessor.
   ADVANTAGE - Allows numerous pre-existing processor cores replicated on
multi-core chip (MOC) to be tested using standard chip level test
architectures using without alerting the design of individual core
architectures. Hence, fabrication of the MCC can be performed without
incurring time and expense required to develop and verify a new or modified
design. `
DESCRIPTION OF DRAWINGS - The figure shows the block diagram of the
  300 multi-core chip
302 TAP controller
```

304 master BIST controller 308(1)-308(n) cores

19/5/1 (Item 1 from file: 350) DIALOG(R) File\_350: Derwent WPIX (c) 2008 The Thomson Corporation. All rts. reserv.

0016192072 - Drawing available WPI ACC NO: 2006-723713/200675 XRPX Acc No: N2006-568556

Joint test action group test access port controller nesting method, involves selecting available bit from selectable bit register of host joint test action group test register has available bits access port controller, where

Patent Assignee: XILINX INC (XILI-N)

Patent Family (1 patents. 1 countries)

Pat ent Application Number Ki nd Date Number Ki nd Date Ubdat e B1 20060919 US 200286129 US 7111217 A 20020228 200675 B

Priority Applications (no., kind, date): US 200286129 A 20020228

Patent Details

Kind Lan Pg Dwg Filing Notes Number US 7111217 B1 FN

Alerting Abstract US B1 NVEITY The method involves selecting an internal protocol (IP) core joint test action group test access port (JTAG TAP) controller to be coupled in series with a host JTAG TAP controller. An available bit is selected from a selectable bit register of the controller, where the bit register has available bits. An apparent length of an instruction register of the controller is extended by using the available bit from the selectable bit register.

DESCRIPTION - INDEPENDENT CLAIMS are also included for the following:

- a method for ensuring an information register length for nested joint test action group test access port controllers for IP cores;
- 2. a system for flexibly accessing nested JTAG TAP controllers for IP cores in a FPGA-based SoC;
- 3. a system for performing boundary scan functions on IP cores.

USE - Used for nesting a joint test action group test access port (JTAG) cont rol l er ADVANTAGE - The selectable bit register provides flexibility in the joint test action group test access port architecture by permitting selection of

various register sizes to accommodate the IP cores.

DESCRIPTION OF DRAWINGS - The drawing shows a representation of a flexible configuration for nesting joint test action group test access port controllers.